Thursday, July, 2nd 2009

First Look

Silicon Frontline Aims at Post-Layout Verification

By Editorial Staff

06/23/09

Silicon Frontline Technologies has announced two products aimed at post-layout verification. Both tools incorporate a patent-pending 3D technology that claims to deliver a “guaranteed accurate” solution for full-chip 3D parasitic extraction with performance equivalent to 2D tools. SCDsource digs deeper.

imageRead more   

Contributed Article

Validating Advanced Foundry Models

By Steven Zhang and Tim K. Smith

06/04/09

How can an engineer analyze foundry models to understand their behavior, limitations and robustness? The authors describe a comprehensive and automated methodology for evaluating foundry models and analyzing a design’s performance, including layout effects.

imageRead more   imagePost Comment

Special Technology Report

Mixing Formal and Dynamic Verification, Part 2

By Bill Murray

05/29/09

In this second part of our report, we discuss the detailed survey results, see how formal is being used with dynamic verification, look at the application of formal in the ESL space, and hear from technology users and technology providers how formal methods might look in 2012. Plus see our formal cartoon!

imageRead more   imagePost Comment

Special Technology Report

Our Exhaustive Proof Cartoon

By Max Lorenz

05/06/09

Do you have to be a mathematical genius to use formal verification methods? Our artist in residence poses the question.

imageRead more   imagePost Comment
Reach design decision-makers with SCDsource advertising. Learn more!

Letter from the Publisher

Driving Growth in 2009: What Will it Take?

By Francine Bacchini, Tech Source...

06/29/09

Recently, SCDsource explored possible article ideas with a group of engineering directors and VPs, all concerned with the issue of shrinking design budgets and engineering resources. Questions arose about what they were doing, or doing differently, to ensure that their products got out the door and into the hands of their customers. Here is what they had to say, as well as an invitation to share your thoughts on ways to spur electronic industry health and wellness.

imageRead more   imagePost Comment

Contributed Article

Using IP standards to speed path to executable specifications

By David Murray and Zoltan Sugar

06/23/09

The authors describe the formalization of IP metadata to facilitate IP-centric design reuse and automation, using IP-XACT as a formal data interchange mechanism. They also show a case study of an end-to-end flow from informal metadata to fully automated SystemVerilog generation.

imageRead more   imagePost Comment

First Look

High-density QAM chip targets “any content, anytime” cable services

By Bill Murray

06/15/09

BroadLogic claims that its new TeraQAM chip enables the delivery of personalized services by pushing the network edge closer to the consumer. The new chip quadruples QAM density per port while reducing system cost by up to 80 percent and power consumption by 85 percent.

imageRead more   

Letter from the Publisher

SCDsource Expands Scope

By Francine Bacchini, Tech Source...

05/06/09

While SCDsource will continue to cover EDA, the publication is evolving to encompass the news and information needs of the overall electronics supply chain. Beginning this month, SCDsource will be publishing expanded editorial content, contributed “how to” articles, viewpoints and other vital technical news and information that can help decision-makers up and down the electronics supply chain make better informed decisions.

imageRead more   imagePost Comment